The Mercury ZX5 system-on-chip (SoC) module combines Xilinx's Zynq-7000-series All Programmable SoC device with fast DDR3 SDRAM, NAND flash, quad SPI flash, a Gigabit Ethernet PHY and an RTC and thus forms a complete and powerful embedded processing system.
The Mercury ZX5 SoC module reduces development effort, redesign risk and improves time-to-market for your embedded system.
Highlights
Built around Xilinx's Zynq-7000 All Programmable SoC
Combines the flexibility of a CPU system with the parallel processing power and real-time capabilities of an FPGA system
A complete and powerful embedded processing system in a compact form factor
1 GB of high-bandwidth DDR3L SDRAM
PCIe Gen2 x4, Gigabit Ethernet and USB 2.0 interfaces, plus a high number of available LVDS pairs provide high-speed data I/O at low integration cost
Fast boot times and plenty of non-volatile memory space due to the NAND flash
Lowest power consumption due to the high-efficiency DC/DC converters
Support for Linux and VxWorks operating systems
Features
Xilinx Zynq-7000-series SoC FPGA
ARM® dual-core Cortex™-A9
(32 bit, up to 1000 MHz)
Xilinx Artix™-7/Kintex®-7 28nm FPGA fabric
Small form factor (56 × 54 mm)
178 total user I/Os
12 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
146 FPGA I/Os (single-ended, differential or analog)
20 MGT signals (clock and data)
PCIe Gen2 x4
4 × 6.25/6.6 Gbps MGT
Gigabit Ethernet and USB 2.0 OTG
1 GB DDR3 SDRAM
512 MB NAND flash
64 MB quad SPI flash
5 to 15V supply voltage
Module Architecture
Click image to enlarge
Not all features are available simultaneously – please check the documentation for any applicable constraints.
All specifications are subject to change without notice. Please verify component specifications with vendor’s datasheets.
Enclustra maintains an errata and revision history document for each product. Please also check the errata of the FPGA device and other components.
Product Selection Matrix
Product Code
SoC FPGA
DDR3L SDRAM
NAND Flash
PCI Express
Temp. Range
Status
ME-ZX5-15-2I-D10
XC7Z015-2CLG485I
1024MB
512MB
✔
-40..+85°C
ME-ZX5-30-1I-D10
XC7Z030-1SBG485I
1024MB
512MB
✔
-40..+85°C
ME-ZX5-30-3C-D10
XC7Z030-3SBG485E
1024MB
512MB
✔
0..+70°C
Custom Configurations
Click to view custom configuration options
TBC
TBC
TBC
TBC
TBC
Click on table to enlarge
Key:
Mass production
Sampling
Contact us
Minimum order quantities apply for custom module configurations. Please contact us.
We provide CNY prices with 13% VAT, please contact our China sales.
1+
30+
100+
1000+
10000+
1+
30+
100+
1000+
10000+
1+
30+
100+
1000+
10000+
我们在中国有分公司，提供人民币含税价，请联系kiddy.xu@enclustra.com
ME-ZX5-15-2I-D10
✔
336
285
242
191
147
397
336
286
225
173
369
313
266
209
161
ME-ZX5-30-1I-D10
✔
410
330
272
232
177
484
390
321
274
209
450
363
299
255
194
ME-ZX5-30-3C-D10
585
458
371
283
211
691
541
438
334
249
643
503
408
311
232
Click on table to enlarge
1: For non-preferred configurations, a minimum order quantity (MOQ) may apply if the products are not in stock – please get in touch for more details.
All prices are non-binding estimates – please use the enquiry form or contact us for definitive pricing and lead-time information.
Mercury Heat Sink
Large Heat Dissipation
High performance devices like the Xilinx Zynq Ultrascale+ MPSoC or Intel Arria 10 need cooling in most applications: always make sure the FPGA/SoC is adequately cooled.
The Mercury Heat Sink is an optimal cooling solution for Mercury and Mercury+ FPGA and SoC modules – it is low-profile and covers the whole module surface1.
The Mercury heatsink is provided as part of a heatsink accessory package including:
Heatsink body
Mounting material
Standard fan
Gap pad set
Design-in Kit – The Fast Way to the Market
The Enclustra Design-in Kits help shorten time-to-market for any Xilinx Zynq UltraScale+ MPSoC based application.
The design-in kits include everything you need to get started, also 2 AI example applications with all sources.
The examples are based on ResNet50 and Xilinx Vitis AI. The ready made binaries as well as the sources are packed with the box – as well as the extensive documentation how to build it yourself.
more
Base Boards
Select one of these base boards to get started with development straight out of the box.
Information contained on this web page is subject to change without notice. Actual product may differ in appearance from images shown on this web page.
For commercial reasons, this file is only available to Enclustra customers - if you're already a customer, simply fill in your name, company and email address below and we'll send you the file as soon as possible (usually within 24 hours).
If you're not currently a customer, we'd appreciate if you could provide a short message about your project requirements, and anything else we can assist you with.
Document Request
After filling out your contact details you will get an Email with a download link.
If you're not currently a customer, we'd appreciate if you could provide a short message about your project requirements, and anything else we can assist you with.
Sign up for the Enclustra Newsletter and save 10%
By signing up to receive our newsletter, as well as getting quarterly updates on what's happening at Enclustra, you'll receive a 10% discount, up to €50, off your next purchase of an FPGA hardware kit. Sign up now!
Mass production
Sampling
Contact us
Enclustra’s FPGA Manager™ solution allows for easy and efficient data transfer between a host and a FPGA over different interface standards like USB 2.0/3.0, Gigabit Ethernet and PCI Express. More>
Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to prototype production. More>
The Universal Drive Controller IP core enables the independent position and/or velocity control of up to 8 DC, BLDC or stepper motors directly from the SoC/FPGA. Optimized for superior performance and lowest total solution cost. More>
The Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. More>
The Display Controller IP Core enables the easy addition of a display to existing or future FPGA designs, allowing the system designer to focus on the main application instead of dealing with display control issues. More>