Mercury SA1

Altera® Cyclone® V SoC Module

Order Now
Mercury SA1 SoC Module Mercury SA1 SoC Module (Front)
Mercury SA1 SoC Module (Back)

Overview

The Mercury SA1 system-on-chip (SoC) module combines Altera's Cyclone V ARM Processor-based SoC FPGA with fast DDR3 SDRAM, quad SPI flash, a Gigabit Ethernet PHY and an RTC and thus forms a high-performance embedded processing solution, combining the flexibility of a CPU system with the raw, real-time parallel processing power of an FPGA.

  

Highlights

  • Built around the Altera Cyclone® V ARM® Processor-based SoC FPGA
  • Offers USB 2.0, PCIe® x4 and Gigabit Ethernet interfaces
  • Available in industrial-grade temperature range
  • Smaller than a credit card

Benefits

  • A complete and powerful embedded processing system in a compact, space-saving form factor
  • Large, high-bandwidth memory, with up to 4 GByte of DDR3L SDRAM
  • High-bandwidth data transfer; PCIe® x4 interface, and a high number of available LVDS pairs provide high-speed data I/O at low integration cost
  • Lowest power consumption due to the high-efficiency DC/DC converters
  • Support for Linux, eCos and Android embedded operating systems
  

Features

  • Altera Cyclone® V ARM® Processor-based SoC FPGA
    • ARM® dual-core Cortex™-A9
    • Altera Cyclone V 28 nm FPGA fabric
  • Small form factor (56 × 54 mm)
  • 150 user I/Os
    • 16 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
    • 134 FPGA I/Os (single-ended, differential or analog)
  • 6 MGTs (3.125 Gbps)
  • Up to 2 GByte DDR3L SDRAM
  • Up to 128 MByte quad SPI flash
  • PCIe® Gen1 x4
  • Gigabit Ethernet
  • USB 2.0 host/device
  • 2 × CAN, 2 × UART, SPI, 2 × I2C, SDIO/MMC
  • 5 to 15 V supply voltage

Module Architecture

Mercury SA1 Module ArchitectureClick image to enlarge

Product Selection Matrix

Product CodeSoC FPGADDR3L SDRAMPCIeTemp. RangeStatus
ME-SA1-C5-8C-D10 5CSXFC5C6U23C8N 1GB ✔ 0..+70°C no match
ME-SA1-C6-7I-D10 5CSXFC6C6U23I7N 1GB ✔ -40..+85°C
Custom Configurations Click to view custom configuration options
TBC
TBC TBC TBC

Click on table to enlarge

Key: in-stock In stock limited-quantities Limited quantities available-soon In production contact-us Contact us

Minimum order quantities apply for custom module configurations. Please contact us.

Pricing

Show prices in: EUR USD CHF

Product CodeEURUSDCHF
1+30+100+1000+10000+1+30+100+1000+10000+1+30+100+1000+10000+
ME-SA1-C5-8C-D10192181170139102216203191156115207195183150110
ME-SA1-C6-7I-D10272256240202154306288270227173294276259218166

Click on table to enlarge

All prices are non-binding estimates – please use the enquiry form or contact us for definitive pricing and lead-time information.

Base Boards

Select one of these base boards to get started with development straight out of the box.

Base BoardDescription
Mercury+ PE1 A feature-packed board with 3 different variants, compatible with all Mercury and Mercury+ modules.

 

Operating System Support

OS Details Availability Partner

linux

Linux

 Available now Antmicro

Target Applications

  • Embedded Computing
  • Data Acquisition
  • High-Speed Communications
  • Drive/Motion Control
  • Digital Signal Processing
  • Image Processing
   

Related Products

  • Mercury+ PE1 PCIe Base Board more
  • Universal Drive Controller IP Core more
  • Advanced Velocity Estimator IP Core more


Ordering

  

Support and Further Information
Information contained on this web page is subject to change without notice. Actual product may differ in appearance from images shown on this web page.

Products

Design Services Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to prototype production. More> Drive ControllerThe Universal Drive Controller IP core enables the independent position and/or velocity control of up to 8 DC, BLDC or stepper motors directly from the SoC/FPGA. Optimized for superior performance and lowest total solution cost. More> Stream Buffer ControllerThe Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. More> Display ControllerThe Display Controller IP Core enables the easy addition of a display to existing or future FPGA designs, allowing the system designer to focus on the main application instead of dealing with display control issues. More>