Mercury ZX1

Xilinx® Zynq® 7030/7035/7045 SoC Module

Order Now
Mercury ZX1 SoC Module Mercury ZX1 SoC Module (Front)
Mercury ZX1 SoC Module (Back)

Upgrade to Xilinx Zynq UltraScale+ MPSoC

If you need a more powerful SoC module or want to upgrade your current Xilinx Zynq solution, then have a look at the Mercury XU5.

Overview

The Mercury ZX1 system-on-chip (SoC) module combines Xilinx's Zynq-7000-series All Programmable SoC device with fast DDR3 SDRAM, NAND flash, quad SPI flash, a Gigabit Ethernet PHY, dual Fast Ethernet PHY and an RTC and thus forms a complete and powerful embedded processing system.

  

Highlights

  • Built around Xilinx's Zynq-7000 All Programmable SoC
  • Combines the flexibility of a CPU system with the parallel processing power and real-time capabilities of an FPGA system
  • Offers PCIe® Gen2 x8, USB 2.0, and Gigabit Ethernet interfaces
  • Dual Fast Ethernet for Industrial Ethernet like PROFINET, EtherCAT, POWERLINK or Ethernet/IP
  • Available in industrial temperature range
  • 64 × 54 mm form factor with dual 168-pin Hirose FX10 connectors has minimal footprint
  • Linux BSP and tool chain available

Benefits

  • High-bandwidth memory - independent PS and PL channels are ideal for most applications
  • High-bandwidth data transfer
  • A powerful PCIe Gen2 x8 interface, and a high number of available LVDS pairs provide high-speed data I/O at low integration cost
  • Low-latency networking Gigabit Ethernet interface provides fast networking capabilities
  • Dual Fast Ethernet PHY for Industrial Ethernet
  • Support for Linux and VxWorks operating systems
  • Lowest power consumption due to the high-efficiency DC/DC converters
  

Features

  • Xilinx Zynq-7000-series SoC FPGA
    • ARM® dual-core Cortex™-A9
      (32 bit, up to 800 MHz)
    • Xilinx Kintex®-7 28nm FPGA fabric
  • Zynq-7030:
    • 170 total user I/Os
      • 12 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART) ) shared with FPGA I/Os
      • 138 FPGA I/Os (single-ended or differential)
      • 20 MGT signals (clock and data)
  • Zynq-7035/45:
    • 178 total user I/Os
      • 12 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART) shared with FPGA I/Os
      • 126 FPGA I/Os (single-ended or differential)
      • 40 MGT signals (clock and data)
  • 1 GByte DDR3L SDRAM (PS)
  • 256 MByte DDR3L SDRAM (PL)
  • PCIe Gen2 x8
  • 4 × 6.6 Gbps MGTs (Zynq-7030)
  • 8 × 6.6 Gbps MGTs (Zynq-7035)
  • 8 × 10.3125 Gbps MGTs (Zynq-7045)
  • 512 MB NAND flash
  • 64 MB quad SPI flash
  • Gigabit Ethernet and USB 2.0 OTG
  • Two Fast Ethernet PHYs
  • 5 to 15V supply voltage

Module Architecture

Mercury ZX1 Module ArchitectureClick image to enlarge

Not all features are available simultaneously – please check the documentation for any applicable constraints.
All specifications are subject to change without notice. Please verify component specifications with vendor’s datasheets.
Enclustra maintains an errata and revision history document for each product. Please also check the errata of the FPGA device and other components.

Product Selection Matrix

Product Code FPGA DDR3L SDRAM (PS) DDR3L SDRAM (PL) Temp. Range Status
ME-ZX1-30-2I-D10 XC7Z030-2FBG676I 1024MB 256MB -40..+85°C
ME-ZX1-35-1I-D10 XC7Z035-1FBG676I 1024MB 256MB -40..+85°C
ME-ZX1-45-2I-D10-P XC7Z045-2FFG676I 1024MB 256MB -40..+85°C
Custom Configurations Click to view custom configuration options
TBC
TBC TBC TBC

Click on table to enlarge

Key: in-stock Mass production limited-quantities Sampling contact-us Contact us

Minimum order quantities apply for custom module configurations. Please contact us.

Pricing

Show prices in: EUR USD CHF CNY

Product CodePreferred variant1EURUSDCHFCNY (including 13% VAT)
1+30+100+1000+10000+1+30+100+1000+10000+1+30+100+1000+10000+1+30+100+1000+10000+
ME-ZX1-30-2I-D10 ✔ 47843538230622853648842834325652547841933625147484285374429952235
ME-ZX1-35-1I-D10 ✔ 83376263949935393485471656039691583770254938882217480625848893457
ME-ZX1-45-2I-D10-P ✔ 10899968576614981221111796174155811971095942726547107269775839664694870

Click on table to enlarge

1: For non-preferred configurations, a minimum order quantity (MOQ) may apply if the products are not in stock – please get in touch for more details.
All prices are non-binding estimates – please use the enquiry form or contact us for definitive pricing and lead-time information.

Base Boards

Select one of these base boards to get started with development straight out of the box.

Base BoardDescription
Mercury+ PE1 A feature-packed board with 3 different variants, compatible with all Mercury and Mercury+ modules.

Operating System Support

OS Details Availability Partner

linux

Linux

 Available now Antmicro

vxworks

VxWorks
  • BSP support for:
    • DDR3L SDRAM
    • NAND flash
    • Quad SPI flash
    • UART
    • Gigabit Ethernet
  • U-boot bootloader
  • Software design services by NetModule
 Contact NetModule for more info NetModule

Target Applications

  • Embedded Computing
  • Data Acquisition
  • High-Speed Communications
  • Drive/Motion Control
  • Digital Signal Processing
  • Image Processing
   

Related Products

  • Mercury+ PE1 PCIe Base Board more
  • Universal Drive Controller IP Core more
  • Advanced Velocity Estimator IP Core more


Ordering

   

Support and Further Information
Information contained on this web page is subject to change without notice. Actual product may differ in appearance from images shown on this web page.

Products

FPGA Manager Enclustra’s FPGA Manager™ solution allows for easy and efficient data transfer between a host and a FPGA over different interface standards like USB 2.0/3.0, Gigabit Ethernet and PCI Express. More> Design Services Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to prototype production. More> Drive ControllerThe Universal Drive Controller IP core enables the independent position and/or velocity control of up to 8 DC, BLDC or stepper motors directly from the SoC/FPGA. Optimized for superior performance and lowest total solution cost. More> Stream Buffer ControllerThe Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. More> Display ControllerThe Display Controller IP Core enables the easy addition of a display to existing or future FPGA designs, allowing the system designer to focus on the main application instead of dealing with display control issues. More>
This site uses cookies in order to improve your user experience and to provide content tailored specifically to your interests. Detailed information on the use of cookies on this website is provided in our Privacy Policy. By using this website, you consent to the use of cookies.
Agree