Overview
The Mercury ZX1 system-on-chip (SoC) module combines Xilinx's Zynq-7000-series All Programmable SoC device with fast DDR3 SDRAM, NAND flash, quad SPI flash, a Gigabit Ethernet PHY, dual Fast Ethernet PHY and an RTC and thus forms a complete and powerful embedded processing system.
|
|
Highlights
- Built around Xilinx's Zynq-7000 All Programmable SoC
- Combines the flexibility of a CPU system with the parallel processing power and real-time capabilities of an FPGA system
- Offers PCIe® Gen2 x8, USB 2.0, and Gigabit Ethernet interfaces
- Dual Fast Ethernet for Industrial Ethernet like PROFINET, EtherCAT, POWERLINK or Ethernet/IP
- Available in industrial temperature range
- 64 × 54 mm form factor with dual 168-pin Hirose FX10 connectors has minimal footprint
- Linux BSP and tool chain available
- Powerful and compact FPGA board
|
Benefits
- High-bandwidth memory - independent PS and PL channels are ideal for most applications
- High-bandwidth data transfer
- A powerful PCIe Gen2 x8 interface, and a high number of available LVDS pairs provide high-speed data I/O at low integration cost
- Low-latency networking Gigabit Ethernet interface provides fast networking capabilities
- Dual Fast Ethernet PHY for Industrial Ethernet
- Support for Linux and VxWorks operating systems
- Lowest power consumption due to the high-efficiency DC/DC converters
|
|
Features
- Xilinx Zynq-7000-series SoC FPGA
- ARM® dual-core Cortex™-A9
(32 bit, up to 800 MHz)
- Xilinx Kintex®-7 28nm FPGA fabric
- Zynq-7030:
- 170 total user I/Os
- 12 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART) ) shared with FPGA I/Os
- 138 FPGA I/Os (single-ended or differential)
- 20 MGT signals (clock and data)
- Zynq-7035/45:
- 178 total user I/Os
- 12 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART) shared with FPGA I/Os
- 126 FPGA I/Os (single-ended or differential)
- 40 MGT signals (clock and data)
- 1 GByte DDR3L SDRAM (PS)
- 256 MByte DDR3L SDRAM (PL)
- PCIe Gen2 x8
- 4 × 6.6 Gbps MGTs (Zynq-7030)
- 8 × 6.6 Gbps MGTs (Zynq-7035)
- 8 × 10.3125 Gbps MGTs (Zynq-7045)
- 512 MB NAND flash
- 64 MB quad SPI flash
- Gigabit Ethernet and USB 2.0 OTG
- Two Fast Ethernet PHYs
- 5 to 15V supply voltage
|
Mass production
Sampling
Contact us
Enclustra’s FPGA Manager™ solution allows for easy and efficient data transfer between a host and a FPGA over different interface standards like USB 2.0/3.0, Gigabit Ethernet and PCI Express. More>
Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to prototype production. More>
The Universal Drive Controller IP core enables the independent position and/or velocity control of up to 8 DC, BLDC or stepper motors directly from the SoC/FPGA. Optimized for superior performance and lowest total solution cost. More>
The Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. More>
The Display Controller IP Core enables the easy addition of a display to existing or future FPGA designs, allowing the system designer to focus on the main application instead of dealing with display control issues. More>