Mercury+ XU1
Xilinx® Zynq® UltraScale+ MPSoC Module |
||
 |
 |
|
 |
||
OverviewThe Mercury+ XU1 system-on-chip (SoC) module combines Xilinx's Zynq UltraScale+™ MPSoC-series device with fast DDR4 ECC SDRAM, eMMC flash, quad SPI flash, dual Gigabit Ethernet PHY, dual USB 3.0 and thus forms a complete and powerful embedded processing system. |
Highlights
|
||
Benefits
|
Features
|
||
Module Architecture
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Not all features are available simultaneously – please check the documentation for any applicable constraints. |
Product Selection Matrix
Click on table to enlarge
Key:
Mass production
Sampling
Contact us
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Minimum order quantities apply for custom module configurations. Please contact us. |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Pricing
Click on table to enlarge 1: For non-preferred configurations, the minimum order quantity (MOQ) only applies if the modules are not in stock – please get in touch for more details. |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Base BoardsSelect one of these base boards to get started with development straight out of the box.
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Operating System Support
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Target Applications
|
Related Products |
|
|
Support and Further Information
|
|
 |
 |
|
Information contained on this web page is subject to change without notice. Actual product may differ in appearance from images shown on this web page. |
||
Enclustra’s FPGA Manager™ solution allows for easy and efficient data transfer between a host and a FPGA over different interface standards like USB 2.0/3.0, Gigabit Ethernet and PCI Express. More>
Enclustra provides services covering the whole range of FPGA-based system development: From high-speed hardware or HDL firmware through to prototype production. More>
The Universal Drive Controller IP core enables the independent position and/or velocity control of up to 8 DC, BLDC or stepper motors directly from the SoC/FPGA. Optimized for superior performance and lowest total solution cost. More>
The Stream Buffer Controller IP Core implements a versatile Stream to Memory Mapped DMA bridge with 16 independent streams. The IP core allows data buffering in an external memory device to provide virtual FIFO capability with up to 4 GB memory size. More>
The Display Controller IP Core enables the easy addition of a display to existing or future FPGA designs, allowing the system designer to focus on the main application instead of dealing with display control issues. More>