Overview
The Mercury+ XU61 system-on-chip (SoC) module combines AMD's Zynq UltraScale+™ MPSoC-series
device with LPDDR4 SDRAM, eMMC flash, quad SPI flash, Gigabit Ethernet PHY, USB 3.0 and thus forms a
complete and powerful embedded processing system, optimized for low-power consumption applications.
|
|
Highlights
- Built around AMD's Zynq Ultrascale+™ MPSoC Low Power Grade
- LPDDR4 SDRAM (PS side)
- 9.6 GByte/sec memory bandwidth
- Offers PCIe® Gen3 x4, PCIe Gen2 x4, 2x USB 3.0 and 1x PS Gigabit Ethernet interfaces.
- Available in industrial temperature range
- Three 168-pin Hirose FX10 connectors with up to 254 user I/Os
- Linux BSP and tool chain available
- Low-power optimized FPGA board
|
Benefits
- A complete and low-power optimized embedded processing system in a compact, space-saving form
factor
- Large, high-bandwidth memory, with up to 2 GByte of LPDDR4 SDRAM (PS)
- High-bandwidth data transfer: PCIe® Gen3 x4, PCIe Gen2 x4, USB 3.0 at low integration cost
- Lowest power consumption due to the high-efficiency DC/DC converters, low-power grade FPGA SoC
and LPDDR4
- Support for Linux operating system
|
|
Features
- AMD Zynq™ Ultrascale+™ MPSoC Low-Power Grade
- ARM® dual-/quad-core Cortex™-A53
- ARM dual-core Cortex™-R5
- Mali-400MP2 GPU (only for EG/EV models)
- H.264 / H.265 Video Codec (only for EV models)
- 16nm FinFET+ FPGA fabric
- Up to 2 GB LPDDR4 SDRAM (PS)
- 64 MB QSPI flash
- 16 GB eMMC flash
- PCIe® Gen3 ×4 and PCIe® Gen2 ×4
- Gigabit Ethernet (PS)
- USB 2.0/3.0 (host/device)
- Up to 256,200 system logic cells
- Up to 254 user I/Os
- 14 ARM peripherals
- 240 FPGA I/Os (92 HD + 144 HP + 4 LS)
- MGT signals ZU2CG/ZU2EG/ZU3EG:
- 4 MGT channels:
- 4 GTR channels @ 6 Gbit/s
- 4 reference clock inputs:
- 4 GTR reference clock inputs
- MGT signals ZU4CG/ZU4EV/ZU5EV:
- 8 MGT channels:
- 4 GTH channels @ 12.5 Gbit/s
- 4 GTR channels @ 6 Gbit/s
- 6 reference clock inputs:
- 2 GTH reference clock inputs
- 4 GTR reference clock inputs12 V single supply
- 12 V single supply
- Small form factor (65 × 54 mm)
|
Need help with your FPGA/SoC design?
Active
Early Access
Contact us
