Enclustra FPGA Solutions | EAP Andromeda XRU30 Dev Kit |

EAP Andromeda XRU30 Dev Kit

EAP Andromeda XRU30 Dev Kit

EARLY ACCESS

We offer an early-access program for this product. Please contact us if you would like to be part of this program.

Overview

The Enclustra Early Access Program (EAP) Andromeda XRU30 Dev Kit includes the Andromeda XRU30 RFSoC module, Neso RF front end, base board, and accessories. The Dev Kit allows you to experience our latest Andromeda XRU30 module and to fully validate our module for your application.

The Andromeda XRU30 RFSoC module provides remarkable RF performance in an integrated and compact, power-efficient package for next-generation RF systems. This module is in the most compact form factor available on the market today, delivering exceptional RF performance without compromise and offering unparalleled flexibility for diverse applications.

The EAP Andromeda XRU30 Dev Kit offers a complete system including all required hardware, accessories, and support materials, to make it a seamless “plug-and-play” experience.

What's Inside the Box

  • Enclustra AMD’s Zynq Ultrascale+ RFSoC DFE FPGA system-on-module/SOM
  • Base board
  • Neso RF front end
  • Adapters
  • Heatsink
  • Fan
  • Power supply
  • RF cables
  • SMP terminators
  • Micro SD card with example design
  • Example applications
  • Quick start guide
  

Available Resources

  • Master pinout
  • Connector/Footprints
  • 3D model
  • RF performance report
  • User Schematics
  • Design support
  • Example design to get started

Pricing

Show prices in: EUR USD CHF CNY

Product Code Status
QSK-DK-AM-XRU30-67DR-PB5

Click on table to enlarge.
1: Quantity per customer is limited to 2 kits per year.
All prices are non-binding estimates – please use the enquiry form or contact us for definitive pricing and lead-time information.

Key: in-stock Mass production limited-quantities Limited quantities contact-us Contact us


Neso RF Front End

Neso RFF01

Neso RFF01 Module ArchitectureClick image to enlarge

The Neso Front End allows for interfacing the RF capabilities of the FPGA modules with ease.

Key Features:

  • 8 x Tx/Rx RF Channels: Support up to 8 RF-DAC and 8 RF-ADC signals
  • 2 x Observation channels: Up to 2 x RF-ADCs
  • 2 x I/Os for Trigger and Marker signals
  • 1 x Reference Clock Input
  • 1 x Reference Clock Output
  • RF Baluns: Converts differential signals to single-ended signals (and vice versa) for convenient signal interfacing to the RFSoC
  • RF Filtering Option: Filters can be added to suppress unwanted frequencies and enhance signal quality
  • RF Clock Management: Incorporates a precision clock generator for creating RF-ADC/RF-DAC sample clocks and SYSREF clocks


Ordering

 

Support and Further Information